Optimizing inter-FPGA communication by automatic channel adaptation

Romoth J, Jungewelter D, Hagemeyer J, Porrmann M, Rückert U (2012)
In: 2012 International Conference on Reconfigurable Computing and FPGAs. 5 - 7 Dec. 2012, Cancun, Mexico . Piscataway, NJ: IEEE: 1-7.

Konferenzbeitrag | Veröffentlicht | Englisch
 
Download
Es wurden keine Dateien hochgeladen. Nur Publikationsnachweis!
Abstract / Bemerkung
Tightly coupled multi-FPGA architectures gain more and more interest in various application areas, like prototyping MPSoC, code breaking, or artificial neural networks, just to name a few. Communication protocols and implementations have to deal with rising clock frequencies on the one hand and short time to market demands on the other hand. These tight schedules and limited routing areas often lead to PCB routing which is not ideal in terms of length matching and therefore introduces different delays in parallel transmission lines. Crosstalk, impedance mismatch, and jitter further deteriorate the quality of the received signal. In order to achieve optimum data rates modern FPGAs offer different mechanisms to adapt to the behavior of the channel. This paper introduces a communication protocol and an architecture which evaluates the channel delays and automatically generates the configuration for the different mechanisms offered by the used FPGAs. The protocol supports several transmission standards and can be scaled to different physical and virtual channel widths.
Stichworte
Standards; field programmable gate arrays; transmission standards; virtual channel widths; standards; printed circuits; jitter; delays; crosstalk; jitter; inter-FPGA communication optimization; impedance mismatch; crosstalk; automatic channel adaptation; PCB routing; Protocols; Delay; Receivers; tightly coupled multiFPGA architectures; Synchronization; rising clock frequencies; parallel transmission lines; channel delays; communication protocols; Clocks; impedance matching; Field programmable gate arrays
Erscheinungsjahr
2012
Titel des Konferenzbandes
2012 International Conference on Reconfigurable Computing and FPGAs. 5 - 7 Dec. 2012, Cancun, Mexico
Seite(n)
1-7
eISBN
978-1-4673-2921-7
Page URI
https://pub.uni-bielefeld.de/record/2559365

Zitieren

Romoth J, Jungewelter D, Hagemeyer J, Porrmann M, Rückert U. Optimizing inter-FPGA communication by automatic channel adaptation. In: 2012 International Conference on Reconfigurable Computing and FPGAs. 5 - 7 Dec. 2012, Cancun, Mexico . Piscataway, NJ: IEEE; 2012: 1-7.
Romoth, J., Jungewelter, D., Hagemeyer, J., Porrmann, M., & Rückert, U. (2012). Optimizing inter-FPGA communication by automatic channel adaptation. 2012 International Conference on Reconfigurable Computing and FPGAs. 5 - 7 Dec. 2012, Cancun, Mexico , 1-7. Piscataway, NJ: IEEE. doi:10.1109/ReConFig.2012.6416767
Romoth, J., Jungewelter, D., Hagemeyer, J., Porrmann, M., and Rückert, U. (2012). “Optimizing inter-FPGA communication by automatic channel adaptation” in 2012 International Conference on Reconfigurable Computing and FPGAs. 5 - 7 Dec. 2012, Cancun, Mexico (Piscataway, NJ: IEEE), 1-7.
Romoth, J., et al., 2012. Optimizing inter-FPGA communication by automatic channel adaptation. In 2012 International Conference on Reconfigurable Computing and FPGAs. 5 - 7 Dec. 2012, Cancun, Mexico . Piscataway, NJ: IEEE, pp. 1-7.
J. Romoth, et al., “Optimizing inter-FPGA communication by automatic channel adaptation”, 2012 International Conference on Reconfigurable Computing and FPGAs. 5 - 7 Dec. 2012, Cancun, Mexico , Piscataway, NJ: IEEE, 2012, pp.1-7.
Romoth, J., Jungewelter, D., Hagemeyer, J., Porrmann, M., Rückert, U.: Optimizing inter-FPGA communication by automatic channel adaptation. 2012 International Conference on Reconfigurable Computing and FPGAs. 5 - 7 Dec. 2012, Cancun, Mexico . p. 1-7. IEEE, Piscataway, NJ (2012).
Romoth, Johannes, Jungewelter, Dirk, Hagemeyer, Jens, Porrmann, Mario, and Rückert, Ulrich. “Optimizing inter-FPGA communication by automatic channel adaptation”. 2012 International Conference on Reconfigurable Computing and FPGAs. 5 - 7 Dec. 2012, Cancun, Mexico . Piscataway, NJ: IEEE, 2012. 1-7.

Export

Markieren/ Markierung löschen
Markierte Publikationen

Open Data PUB

Suchen in

Google Scholar