Hardware Accelerated Data Analysis
Franzmeier M, Pohl C, Porrmann M, Rückert U (2004)
In: Parallel Computing in Electrical Engineering, 2004. PARELEC 2004. International Conference on. IEEE Computer Society. Technical Committee on Parallel Processing, Technische Universität Dresden. Technical Committee on Parallel Processing (Eds); Los Alamitos, Calif. : IEEE Comput. Soc: 309-314.
Konferenzbeitrag
| Veröffentlicht | Englisch
Download
Es wurden keine Dateien hochgeladen. Nur Publikationsnachweis!
Autor*in
herausgebende Körperschaft
IEEE Computer Society. Technical Committee on Parallel Processing;
Technische Universität Dresden. Technical Committee on Parallel Processing
Abstract / Bemerkung
In this paper we present a massively parallel hardware
accelerator for neural network based data mining applications.
We use Self-Organizing Maps (SOM) for the analysis
of very large datasets. One example is the analysis
of semiconductor fabrication process data, which demands
very high performance in order to achieve acceptable simulation
times. Our system consists of Processing Elements
(PEs) working completely in parallel on the task of SOM
simulation. We will show the scalability of the system concerning
precision and number of PEs, as well as the flexibility
of the system regarding size and shape of the simulated
maps. The possibility of emulating virtual maps (one PE
emulates more than one neuron) enables the computation
of maps with more neurons than PEs. Benchmarking results
of our FPGA (Field Programmable Gate Array) based
implementation of the system show the high performance of
our accelerator.
Erscheinungsjahr
2004
Titel des Konferenzbandes
Parallel Computing in Electrical Engineering, 2004. PARELEC 2004. International Conference on
Seite(n)
309-314
ISBN
0769520804
Page URI
https://pub.uni-bielefeld.de/record/2285942
Zitieren
Franzmeier M, Pohl C, Porrmann M, Rückert U. Hardware Accelerated Data Analysis. In: IEEE Computer Society. Technical Committee on Parallel Processing, Technische Universität Dresden. Technical Committee on Parallel Processing, eds. Parallel Computing in Electrical Engineering, 2004. PARELEC 2004. International Conference on. Los Alamitos, Calif. : IEEE Comput. Soc; 2004: 309-314.
Franzmeier, M., Pohl, C., Porrmann, M., & Rückert, U. (2004). Hardware Accelerated Data Analysis. In IEEE Computer Society. Technical Committee on Parallel Processing & Technische Universität Dresden. Technical Committee on Parallel Processing (Eds.), Parallel Computing in Electrical Engineering, 2004. PARELEC 2004. International Conference on (pp. 309-314). Los Alamitos, Calif. : IEEE Comput. Soc. https://doi.org/10.1109/PCEE.2004.36
Franzmeier, M., Pohl, C., Porrmann, M., and Rückert, U. (2004). “Hardware Accelerated Data Analysis” in Parallel Computing in Electrical Engineering, 2004. PARELEC 2004. International Conference on, IEEE Computer Society. Technical Committee on Parallel Processing, and Technische Universität Dresden. Technical Committee on Parallel Processing eds. (Los Alamitos, Calif. : IEEE Comput. Soc), 309-314.
Franzmeier, M., et al., 2004. Hardware Accelerated Data Analysis. In IEEE Computer Society. Technical Committee on Parallel Processing & Technische Universität Dresden. Technical Committee on Parallel Processing, eds. Parallel Computing in Electrical Engineering, 2004. PARELEC 2004. International Conference on. Los Alamitos, Calif. : IEEE Comput. Soc, pp. 309-314.
M. Franzmeier, et al., “Hardware Accelerated Data Analysis”, Parallel Computing in Electrical Engineering, 2004. PARELEC 2004. International Conference on, IEEE Computer Society. Technical Committee on Parallel Processing and Technische Universität Dresden. Technical Committee on Parallel Processing, eds., Los Alamitos, Calif. : IEEE Comput. Soc, 2004, pp.309-314.
Franzmeier, M., Pohl, C., Porrmann, M., Rückert, U.: Hardware Accelerated Data Analysis. In: IEEE Computer Society. Technical Committee on Parallel Processing and Technische Universität Dresden. Technical Committee on Parallel Processing (eds.) Parallel Computing in Electrical Engineering, 2004. PARELEC 2004. International Conference on. p. 309-314. IEEE Comput. Soc, Los Alamitos, Calif. (2004).
Franzmeier, M., Pohl, C., Porrmann, Mario, and Rückert, Ulrich. “Hardware Accelerated Data Analysis”. Parallel Computing in Electrical Engineering, 2004. PARELEC 2004. International Conference on. Ed. IEEE Computer Society. Technical Committee on Parallel Processing and Technische Universität Dresden. Technical Committee on Parallel Processing. Los Alamitos, Calif. : IEEE Comput. Soc, 2004. 309-314.
Google Scholar
ISBN Suche