A Hardware-in-the-Loop Design Environment for FPGAs
Pohl C, Paiz C, Porrmann M (2008)
In: Design, Automation and Test in Europe (DATE), University Booth.
Konferenzbeitrag
| Veröffentlicht | Englisch
Download
Es wurden keine Dateien hochgeladen. Nur Publikationsnachweis!
Autor*in
Pohl, Christopher;
Paiz, Carlos;
Porrmann, MarioUniBi 
Erscheinungsjahr
2008
Titel des Konferenzbandes
Design, Automation and Test in Europe (DATE), University Booth
Konferenzort
Munich, Germany
Konferenzdatum
March 10 -14
Page URI
https://pub.uni-bielefeld.de/record/2494491
Zitieren
Pohl C, Paiz C, Porrmann M. A Hardware-in-the-Loop Design Environment for FPGAs. In: Design, Automation and Test in Europe (DATE), University Booth. 2008.
Pohl, C., Paiz, C., & Porrmann, M. (2008). A Hardware-in-the-Loop Design Environment for FPGAs. Design, Automation and Test in Europe (DATE), University Booth
Pohl, Christopher, Paiz, Carlos, and Porrmann, Mario. 2008. “A Hardware-in-the-Loop Design Environment for FPGAs”. In Design, Automation and Test in Europe (DATE), University Booth.
Pohl, C., Paiz, C., and Porrmann, M. (2008). “A Hardware-in-the-Loop Design Environment for FPGAs” in Design, Automation and Test in Europe (DATE), University Booth.
Pohl, C., Paiz, C., & Porrmann, M., 2008. A Hardware-in-the-Loop Design Environment for FPGAs. In Design, Automation and Test in Europe (DATE), University Booth.
C. Pohl, C. Paiz, and M. Porrmann, “A Hardware-in-the-Loop Design Environment for FPGAs”, Design, Automation and Test in Europe (DATE), University Booth, 2008.
Pohl, C., Paiz, C., Porrmann, M.: A Hardware-in-the-Loop Design Environment for FPGAs. Design, Automation and Test in Europe (DATE), University Booth. (2008).
Pohl, Christopher, Paiz, Carlos, and Porrmann, Mario. “A Hardware-in-the-Loop Design Environment for FPGAs”. Design, Automation and Test in Europe (DATE), University Booth. 2008.
Google Scholar