Please note that PUB no longer supports Internet Explorer versions 8 or 9 (or earlier).

We recommend upgrading to the latest Internet Explorer, Google Chrome, or Firefox.

23 Publikationen

2018 | Kurzbeitrag Konferenz / Poster | Veröffentlicht | PUB-ID: 2918788 OA
Accelerating Hamming Distance Comparisons for Locality Sensitive Hashing (LSH) using FPGAs
Kaiser M, Pilz S, Porrmann F, Hagemeyer J, Porrmann M (2018)
In: 12th CeBiTec Symposium - Big Data in Medicine and Biotechnology - Abstract Book., 12. Bielefeld: 48-49.
PUB | PDF
 
2016 | Zeitschriftenaufsatz | Veröffentlicht | PUB-ID: 2900943
Comparison of Acceleration Techniques for Selected Low-Level Bioinformatics Operations
Langenkämper D, Jakobi T, Feld D, Jelonek L, Goesmann A, Nattkemper TW (2016)
Frontiers in Genetics 7: 5.
PUB | DOI | WoS | PubMed | Europe PMC
 
2015 | Konferenzbeitrag | Veröffentlicht | PUB-ID: 2901107
A resource-efficient multi-camera GigE vision IP core for embedded vision processing platforms
Ibraheem OW, Irwansyah A, Hagemeyer J, Porrmann M, Rückert U (2015)
In: ReConFigurable Computing and FPGAs (ReConFig), 2015 International Conference on. IEEE: 1-6.
PUB | DOI
 
2014 | Bielefelder E-Dissertation | PUB-ID: 2652142 OA PUB | PDF
 
2013 | Zeitschriftenaufsatz | Veröffentlicht | PUB-ID: 2622226
A Novel Fault Tolerant and Runtime Reconfigurable Platform for Satellite Payload Processing
Sterpone L, Porrmann M, Hagemeyer J (2013)
IEEE Transactions on Computers 62(8): 1508-1525.
PUB | DOI | WoS
 
2013 | Konferenzbeitrag | Veröffentlicht | PUB-ID: 2681304
Dynamic neutron testing of Dynamically Reconfigurable Processing Modules architecture
Sterpone L, Sabena D, Ullah A, Porrmann M, Hagemeyer J, Ilstad J (2013)
In: Adaptive Hardware and Systems (AHS), 2013 NASA/ESA Conference on. 184-188.
PUB | DOI | Download (ext.)
 
2012 | Bielefelder E-Dissertation | PUB-ID: 2547735 OA
Application-driven exploration of a programmable platform for Wireless LAN
Loeb H-P (2012)
Bielefeld: Universität Bielefeld.
PUB | PDF
 
2012 | Konferenzbeitrag | Veröffentlicht | PUB-ID: 2559365
Optimizing inter-FPGA communication by automatic channel adaptation
Romoth J, Jungewelter D, Hagemeyer J, Porrmann M, Rückert U (2012)
In: Reconfigurable Computing and FPGAs (ReConFig), 2012 International Conference on. 1-7.
PUB | DOI
 
2012 | Bielefelder E-Dissertation | PUB-ID: 2463253 OA
Dynamically reconfigurable hardware for embedded control systems
Paiz Gatica CV (2012)
Bielefeld: Universität.
PUB | PDF
 
2011 | Bielefelder E-Dissertation | PUB-ID: 2407551 OA
Entwurfsraumexploration ressourceneffizienter VLIW-Prozessoren
Jungeblut T (2011)
Bielefeld: Universität Bielefeld.
PUB | PDF
 
2011 | Konferenzbeitrag | Veröffentlicht | PUB-ID: 2286173
Automatic HDL-Based Generation of Homogeneous Hard Macros for FPGAs
Korf S, Cozzi D, Koester M, Hagemeyer J, Porrmann M, Rückert U, Santambrogio MD (2011)
In: Field-Programmable Custom Computing Machines (FCCM), 2011 IEEE 19th Annual International Symposium on. 125-132.
PUB | Download (ext.)
 
2009 | Dissertation | PUB-ID: 1926542 PUB
 
2007 | Konferenzbeitrag | Veröffentlicht | PUB-ID: 2285993
Partial Dynamic Reconfiguration in a Multi-FPGA Clustered Architecture Based on Linux
Rana V, Santambrogio M, Sciuto D, Kettelhoit B, Koester M, Porrmann M, Rückert U (2007)
In: Proceedings of the 21st International Parallel and Distributed Processing Symposium (IPDPS 2007) - Reconfigurable Architecture Workshop (RAW), IEEE Computer Society.
PUB | DOI
 
2007 | Konferenzbeitrag | Veröffentlicht | PUB-ID: 2286362
GigaNoC - A Hierarchical Network-on-Chip for Scalable Chip-Multiprocessors
Puttmann C, Niemann J-C, Porrmann M, Rückert U (2007)
In: Digital System Design Architectures, Methods and Tools, 2007. DSD 2007. 10th Euromicro Conference on. 495-502.
PUB | Download (ext.)
 
2007 | Konferenzbeitrag | Veröffentlicht | PUB-ID: 2286250
A Digital Framework for Pulse Coded Neural Network Hardware with Bit-Serial Operation
Kaulmann T, Dikmen D, Rückert U (2007)
In: Hybrid Intelligent Systems, 2007. HIS 2007. 7th International Conference on. 302-307.
PUB
 
2006 | Bielefelder E-Dissertation | PUB-ID: 2306473 OA
Herstellung und Charakterisierung von Logikarrays mit ultrakleinen magnetischen Tunnelelementen
Meyners D (01T00:00:00Z.01.1970)
Bielefeld (Germany): Bielefeld University.
PUB | PDF
 
2004 | Konferenzbeitrag | Veröffentlicht | PUB-ID: 2286356
System-on-programmable-chip approach enabling online fine-grained 1D-placement
Kalte H, Porrmann M, Rückert U (2004)
In: Parallel and Distributed Processing Symposium, 2004. Proceedings. 18th International. 141.
PUB | DOI
 
2004 | Konferenzbeitrag | Veröffentlicht | PUB-ID: 2286138
gNBX - reconfigurable hardware acceleration of self-organizing maps
Pohl C, Franzmeier M, Porrmann M, Rückert U (2004)
In: Field-Programmable Technology, 2004. Proceedings. 2004 IEEE International Conference on. 97-104.
PUB | DOI
 
2003 | Konferenzbeitrag | Veröffentlicht | PUB-ID: 1611555
The COMPASS RICH-1 read-out system
Baum G, Birsa R, Bradamante F, Bressan A, Chapiro A, Cicuttin A, Ciliberti P, Colavita A, Costa S, Crespo M, Cristaudo P, et al. (2003)
Nucl.Instrum.Meth. A 502(1): 246-250.
PUB | DOI | WoS | Inspire
 
2002 | Konferenzbeitrag | Veröffentlicht | PUB-ID: 2286322
Dynamically reconfigurable system-on-programmable-chip
Kalte H, Langen D, Vonnahme E, Brinkmann A, Rückert U (2002)
In: Parallel, Distributed and Network-based Processing, 2002. Proceedings. 10th Euromicro Workshop on. 235-242.
PUB | DOI
 
2002 | Konferenzbeitrag | Veröffentlicht | PUB-ID: 2285896
Implementation of artificial neural networks on a reconfigurable hardware accelerator
Porrmann M, Witkowski U, Kalte H, Rückert U (2002)
In: Parallel, Distributed and Network-based Processing, 2002. Proceedings. 10th Euromicro Workshop on. 243-250.
PUB | DOI
 
2002 | Zeitschriftenaufsatz | Veröffentlicht | PUB-ID: 1614446
Field programmable spin-logic realized with tunnelling-magneto resistance devices
Richter R, Boeve H, Bar L, Bangert J, Rupp G, Reiss G, Wecker J (2002)
SOLID-STATE ELECTRONICS 46(5): 639-643.
PUB | DOI | WoS
 
2001 | Konferenzbeitrag | Veröffentlicht | PUB-ID: 2288539
A Dynamically Reconfigurable Hardware Accelerator for Self-Organizing Feature Maps
Porrmann M, Kalte H, Witkowski U, Niemann J-C, Rückert U (2001)
In: Proceedings of The 5th World Multi-Conference on Systemics, Cybernetics and Informatics, SCI 2001., 3. Orlando, Florida, USA: 242-247.
PUB
 

Filter und Suchbegriffe

keyword="FPGA"

Suche

Publikationen filtern

Darstellung / Sortierung

Export / Einbettung