Power-Efficient Estimation of Silicon Neuron Firing Rates with Floating-Gate Transistors

Nease S, Chicca E (2015)
In: Circuit Theory and Design (ECCTD), 2015 European Conference on. Trondheim, Norway: 1-4.

Conference Paper | Published | English

No fulltext has been uploaded

Abstract
Many subsystems in the brain require an estimate of neural activity to function properly. For example, models of neural homeostasis and synaptic plasticity incorporate these estimates. Here we present a method for estimating a neuromorphic neuron’s firing rate using floating-gate transistors. This technology allows for the long time constants required for rate estimation and homeostatic plasticity. As a neuron fires, the floating-gate’s terminals are modified such that the steady-state voltage on the floating-gate represents an estimate of the neuron’s firing rate. The primary benefits of this scheme are low power consumption and compactness.
Publishing Year
Conference
European conference on circuit theory and design, ECCTD
Location
Trondheim, Norway
Conference Date
2015-08-26 – 2015-08-28
PUB-ID

Cite this

Nease S, Chicca E. Power-Efficient Estimation of Silicon Neuron Firing Rates with Floating-Gate Transistors. In: Circuit Theory and Design (ECCTD), 2015 European Conference on. Trondheim, Norway; 2015: 1-4.
Nease, S., & Chicca, E. (2015). Power-Efficient Estimation of Silicon Neuron Firing Rates with Floating-Gate Transistors. Circuit Theory and Design (ECCTD), 2015 European Conference on, 1-4.
Nease, S., and Chicca, E. (2015). “Power-Efficient Estimation of Silicon Neuron Firing Rates with Floating-Gate Transistors” in Circuit Theory and Design (ECCTD), 2015 European Conference on (Trondheim, Norway), 1-4.
Nease, S., & Chicca, E., 2015. Power-Efficient Estimation of Silicon Neuron Firing Rates with Floating-Gate Transistors. In Circuit Theory and Design (ECCTD), 2015 European Conference on. Trondheim, Norway, pp. 1-4.
S. Nease and E. Chicca, “Power-Efficient Estimation of Silicon Neuron Firing Rates with Floating-Gate Transistors”, Circuit Theory and Design (ECCTD), 2015 European Conference on, Trondheim, Norway: 2015, pp.1-4.
Nease, S., Chicca, E.: Power-Efficient Estimation of Silicon Neuron Firing Rates with Floating-Gate Transistors. Circuit Theory and Design (ECCTD), 2015 European Conference on. p. 1-4. Trondheim, Norway (2015).
Nease, Stephen, and Chicca, Elisabetta. “Power-Efficient Estimation of Silicon Neuron Firing Rates with Floating-Gate Transistors”. Circuit Theory and Design (ECCTD), 2015 European Conference on. Trondheim, Norway, 2015. 1-4.
This data publication is cited in the following publications:
This publication cites the following data publications:

Export

0 Marked Publications

Open Data PUB

Search this title in

Google Scholar