A 1.2-V analog interface for a 300-MSps HD video digitizer in Core 65-nm CMOS

Aamir SA, Angelova P, Wikner JJ (2014)
IEEE Transactions on VLSI Systems 22(4): 888-898.

Journal Article | Published | English

No fulltext has been uploaded

Abstract
This paper describes the front-end of a fully integrated analog interface for 300 MSps, high-definition video digitizers in a system on-chip environment. The analog interface is implemented in a 1.2 V, 65-nm digital CMOS process and the design minimizes the number of power domains using core transistors only. Each analog video receiver channel contains an integrated multiplexer with a current-mode dc-clamp, a programmable gain amplifier (PGA) and a pseudo second-order RC low-pass filter. The digital charge-pump clamp is integrated with low-voltage bootstrapped tee-switches inside the multiplexer, while restoring the dc component of ac-coupled inputs. The PGA contains a four-stage fully symmetric pseudo-differential amplifier with common-mode feedforward and inherent common-mode feedback, utilized in a closed loop capacitive feedback configuration. The amplifier features offset cancellation during the horizontal blanking. The video interface is evaluated using a unique test signal over a range of video formats for INL+/DNL+, INL-/DNL-. The 0.07-0.39 mV INL, 2-70 μV DNL, and 66-74 dB of SFDR, enable us to target various formats for 9-12 bit Low-voltage digitizers.
Publishing Year
ISSN
eISSN
PUB-ID

Cite this

Aamir SA, Angelova P, Wikner JJ. A 1.2-V analog interface for a 300-MSps HD video digitizer in Core 65-nm CMOS. IEEE Transactions on VLSI Systems. 2014;22(4):888-898.
Aamir, S. A., Angelova, P., & Wikner, J. J. (2014). A 1.2-V analog interface for a 300-MSps HD video digitizer in Core 65-nm CMOS. IEEE Transactions on VLSI Systems, 22(4), 888-898.
Aamir, S. A., Angelova, P., and Wikner, J. J. (2014). A 1.2-V analog interface for a 300-MSps HD video digitizer in Core 65-nm CMOS. IEEE Transactions on VLSI Systems 22, 888-898.
Aamir, S.A., Angelova, P., & Wikner, J.J., 2014. A 1.2-V analog interface for a 300-MSps HD video digitizer in Core 65-nm CMOS. IEEE Transactions on VLSI Systems, 22(4), p 888-898.
S.A. Aamir, P. Angelova, and J.J. Wikner, “A 1.2-V analog interface for a 300-MSps HD video digitizer in Core 65-nm CMOS”, IEEE Transactions on VLSI Systems, vol. 22, 2014, pp. 888-898.
Aamir, S.A., Angelova, P., Wikner, J.J.: A 1.2-V analog interface for a 300-MSps HD video digitizer in Core 65-nm CMOS. IEEE Transactions on VLSI Systems. 22, 888-898 (2014).
Aamir, Syed Ahmed, Angelova, Polina, and Wikner, J J. “A 1.2-V analog interface for a 300-MSps HD video digitizer in Core 65-nm CMOS”. IEEE Transactions on VLSI Systems 22.4 (2014): 888-898.
This data publication is cited in the following publications:
This publication cites the following data publications:

Export

0 Marked Publications

Open Data PUB

Web of Science

View record in Web of Science®

Search this title in

Google Scholar