Design Flow for a Fault-Tolerant Reconfigurable Multi-FPGA Architecture for Space Applications

Köster M, Hagemeyer J, Margaglia F, Porrmann M, Dittmann F, Ditze M, Sterpone L, Harris J, Ilstad J (2011)
In: DATE 2011 Workshop on Design Methods and Tools for FPGA-Based Acceleration of Scientific Computing.

Download
Es wurde kein Volltext hochgeladen. Nur Publikationsnachweis!
Kurzbeitrag Konferenz | Veröffentlicht | Englisch
Autor
; ; ; ; ; ; ; ;
Erscheinungsjahr
Titel des Konferenzbandes
DATE 2011 Workshop on Design Methods and Tools for FPGA-Based Acceleration of Scientific Computing
Konferenzort
Grenoble, France
Konferenzdatum
March 18 - 21
PUB-ID

Zitieren

Köster M, Hagemeyer J, Margaglia F, et al. Design Flow for a Fault-Tolerant Reconfigurable Multi-FPGA Architecture for Space Applications. In: DATE 2011 Workshop on Design Methods and Tools for FPGA-Based Acceleration of Scientific Computing. 2011.
Köster, M., Hagemeyer, J., Margaglia, F., Porrmann, M., Dittmann, F., Ditze, M., Sterpone, L., et al. (2011). Design Flow for a Fault-Tolerant Reconfigurable Multi-FPGA Architecture for Space Applications. DATE 2011 Workshop on Design Methods and Tools for FPGA-Based Acceleration of Scientific Computing
Köster, M., Hagemeyer, J., Margaglia, F., Porrmann, M., Dittmann, F., Ditze, M., Sterpone, L., Harris, J., and Ilstad, J. (2011). “Design Flow for a Fault-Tolerant Reconfigurable Multi-FPGA Architecture for Space Applications” in DATE 2011 Workshop on Design Methods and Tools for FPGA-Based Acceleration of Scientific Computing.
Köster, M., et al., 2011. Design Flow for a Fault-Tolerant Reconfigurable Multi-FPGA Architecture for Space Applications. In DATE 2011 Workshop on Design Methods and Tools for FPGA-Based Acceleration of Scientific Computing.
M. Köster, et al., “Design Flow for a Fault-Tolerant Reconfigurable Multi-FPGA Architecture for Space Applications”, DATE 2011 Workshop on Design Methods and Tools for FPGA-Based Acceleration of Scientific Computing, 2011.
Köster, M., Hagemeyer, J., Margaglia, F., Porrmann, M., Dittmann, F., Ditze, M., Sterpone, L., Harris, J., Ilstad, J.: Design Flow for a Fault-Tolerant Reconfigurable Multi-FPGA Architecture for Space Applications. DATE 2011 Workshop on Design Methods and Tools for FPGA-Based Acceleration of Scientific Computing. (2011).
Köster, Markus, Hagemeyer, Jens, Margaglia, Fabio, Porrmann, Mario, Dittmann, Florian, Ditze, Michael, Sterpone, Luca, Harris, Julian, and Ilstad, Jorgen. “Design Flow for a Fault-Tolerant Reconfigurable Multi-FPGA Architecture for Space Applications”. DATE 2011 Workshop on Design Methods and Tools for FPGA-Based Acceleration of Scientific Computing. 2011.

Export

Markieren/ Markierung löschen
Markierte Publikationen

Open Data PUB

Suchen in

Google Scholar