Evaluation of on-chip interfaces for dynamically reconfigurable coprocessors

Griese B, Kettelhoit B, Porrmann M (2006)
In: Proceedings of the 5th International Symposium on Parallel Computing in Electrical Engineering. 214-219.

Conference Paper | Published | English

No fulltext has been uploaded

Author
; ;
Abstract
Dynamically reconfigurable FPGAs are well known to combine the flexibility of software with the performance of application specific hardware. As such they can be used as powerful but still flexible coprocessors in embedded processor systems. In this paper we analyze different variants for interfacing reconfigurable hardware from an embedded processor. We describe three different on-chip buses and evaluate their usability for dynamically reconfigurable systems. In addition, we analyze the communication latencies and the speed-up factor of a hardware accelerator for floating point operations for a total of eight different coupling variants
Publishing Year
Location
Bialystok, Poland
Conference Date
September 13 - 17
PUB-ID

Cite this

Griese B, Kettelhoit B, Porrmann M. Evaluation of on-chip interfaces for dynamically reconfigurable coprocessors. In: Proceedings of the 5th International Symposium on Parallel Computing in Electrical Engineering. 2006: 214-219.
Griese, B., Kettelhoit, B., & Porrmann, M. (2006). Evaluation of on-chip interfaces for dynamically reconfigurable coprocessors. Proceedings of the 5th International Symposium on Parallel Computing in Electrical Engineering, 214-219.
Griese, B., Kettelhoit, B., and Porrmann, M. (2006). “Evaluation of on-chip interfaces for dynamically reconfigurable coprocessors” in Proceedings of the 5th International Symposium on Parallel Computing in Electrical Engineering 214-219.
Griese, B., Kettelhoit, B., & Porrmann, M., 2006. Evaluation of on-chip interfaces for dynamically reconfigurable coprocessors. In Proceedings of the 5th International Symposium on Parallel Computing in Electrical Engineering. pp. 214-219.
B. Griese, B. Kettelhoit, and M. Porrmann, “Evaluation of on-chip interfaces for dynamically reconfigurable coprocessors”, Proceedings of the 5th International Symposium on Parallel Computing in Electrical Engineering, 2006, pp.214-219.
Griese, B., Kettelhoit, B., Porrmann, M.: Evaluation of on-chip interfaces for dynamically reconfigurable coprocessors. Proceedings of the 5th International Symposium on Parallel Computing in Electrical Engineering. p. 214-219. (2006).
Griese, Björn, Kettelhoit, Boris, and Porrmann, Mario. “Evaluation of on-chip interfaces for dynamically reconfigurable coprocessors”. Proceedings of the 5th International Symposium on Parallel Computing in Electrical Engineering. 2006. 214-219.
This data publication is cited in the following publications:
This publication cites the following data publications:

Export

0 Marked Publications

Open Data PUB

Search this title in

Google Scholar