Multiobjective optimization for transistor sizing sub-threshold CMOSlogic standard cells

Blesken M, Lütkemeier S, Rückert U (2010)
In: Proc. IEEE Int Circuits and Systems (ISCAS) Symp. 1480-1483.

Conference Paper | Published | English

No fulltext has been uploaded

Abstract
Transistor sizing of sub-threshold standard cells for digital ultra-low power systems is a very challenging task because robustness has to be considered as an important design objective in addition to the competing resources power consumption and propagation delay. In this paper we regard this task as a multiobjective optimization problem (MOP) and show that the support of MOP algorithms is necessary and beneficial in the design process of sub-threshold CMOS logic standard cells. Optimization results are presented for an inverter, NAND gate, and NOR gate in a 65 nm process technology.
Publishing Year
PUB-ID

Cite this

Blesken M, Lütkemeier S, Rückert U. Multiobjective optimization for transistor sizing sub-threshold CMOSlogic standard cells. In: Proc. IEEE Int Circuits and Systems (ISCAS) Symp. 2010: 1480-1483.
Blesken, M., Lütkemeier, S., & Rückert, U. (2010). Multiobjective optimization for transistor sizing sub-threshold CMOSlogic standard cells. Proc. IEEE Int Circuits and Systems (ISCAS) Symp, 1480-1483.
Blesken, M., Lütkemeier, S., and Rückert, U. (2010). “Multiobjective optimization for transistor sizing sub-threshold CMOSlogic standard cells” in Proc. IEEE Int Circuits and Systems (ISCAS) Symp 1480-1483.
Blesken, M., Lütkemeier, S., & Rückert, U., 2010. Multiobjective optimization for transistor sizing sub-threshold CMOSlogic standard cells. In Proc. IEEE Int Circuits and Systems (ISCAS) Symp. pp. 1480-1483.
M. Blesken, S. Lütkemeier, and U. Rückert, “Multiobjective optimization for transistor sizing sub-threshold CMOSlogic standard cells”, Proc. IEEE Int Circuits and Systems (ISCAS) Symp, 2010, pp.1480-1483.
Blesken, M., Lütkemeier, S., Rückert, U.: Multiobjective optimization for transistor sizing sub-threshold CMOSlogic standard cells. Proc. IEEE Int Circuits and Systems (ISCAS) Symp. p. 1480-1483. (2010).
Blesken, M., Lütkemeier, Sven, and Rückert, Ulrich. “Multiobjective optimization for transistor sizing sub-threshold CMOSlogic standard cells”. Proc. IEEE Int Circuits and Systems (ISCAS) Symp. 2010. 1480-1483.
This data publication is cited in the following publications:
This publication cites the following data publications:

Export

0 Marked Publications

Open Data PUB

Search this title in

Google Scholar