GigaNetIC – A Scalable Embedded On-Chip Multiprocessor Architecture for Network Applications

Niemann J-C, Puttmann C, Porrmann M, Rückert U (2006)
In: ARCS'06 Architecture of Computing Systems. 268-282.

Download
Es wurde kein Volltext hochgeladen. Nur Publikationsnachweis!
Konferenzbeitrag | Veröffentlicht | Englisch
Autor
; ; ;
Abstract / Bemerkung
In this paper, we present the prototypical implementation of the scalable GigaNetIC chip multiprocessor architecture. We use an FPGA-based rapid prototyping system to verify the functionality of our architecture in a network application scenario before we are going to fabricate the ASIC in a modern CMOS standard cell technology. The rapid prototyping environment gives us the opportunity to test our multiprocessor architecture with Ethernet-based data streams in a real network scenario. Our system concept is based on a massively parallel processor structure. Due to its regularity, our architecture can be easily scaled to accommodate a wide range of packet processing applications with disparate performance and throughput requirements at high reliability. Furthermore, the composition from predefined building blocks guarantees fast design cycles and simplifies system verification. We present standard cell synthesis results as well as a performance analysis for a firewall application with various couplings of hardware accelerators.
Erscheinungsjahr
Titel des Konferenzbandes
ARCS'06 Architecture of Computing Systems
Seite
268-282
PUB-ID

Zitieren

Niemann J-C, Puttmann C, Porrmann M, Rückert U. GigaNetIC – A Scalable Embedded On-Chip Multiprocessor Architecture for Network Applications. In: ARCS'06 Architecture of Computing Systems. 2006: 268-282.
Niemann, J. - C., Puttmann, C., Porrmann, M., & Rückert, U. (2006). GigaNetIC – A Scalable Embedded On-Chip Multiprocessor Architecture for Network Applications. ARCS'06 Architecture of Computing Systems, 268-282. doi:10.1007/11682127_19
Niemann, J. - C., Puttmann, C., Porrmann, M., and Rückert, U. (2006). “GigaNetIC – A Scalable Embedded On-Chip Multiprocessor Architecture for Network Applications” in ARCS'06 Architecture of Computing Systems 268-282.
Niemann, J.-C., et al., 2006. GigaNetIC – A Scalable Embedded On-Chip Multiprocessor Architecture for Network Applications. In ARCS'06 Architecture of Computing Systems. pp. 268-282.
J.-C. Niemann, et al., “GigaNetIC – A Scalable Embedded On-Chip Multiprocessor Architecture for Network Applications”, ARCS'06 Architecture of Computing Systems, 2006, pp.268-282.
Niemann, J.-C., Puttmann, C., Porrmann, M., Rückert, U.: GigaNetIC – A Scalable Embedded On-Chip Multiprocessor Architecture for Network Applications. ARCS'06 Architecture of Computing Systems. p. 268-282. (2006).
Niemann, Jörg-Christian, Puttmann, Christoph, Porrmann, Mario, and Rückert, Ulrich. “GigaNetIC – A Scalable Embedded On-Chip Multiprocessor Architecture for Network Applications”. ARCS'06 Architecture of Computing Systems. 2006. 268-282.

Export

Markieren/ Markierung löschen
Markierte Publikationen

Open Data PUB

Suchen in

Google Scholar