Analog VLSI Implementation of Adaptive Synapses in Pulsed Neural Networks

Kaulmann T, Ferber M, Witkowski U, Rückert U (2005)
In: Proceedings of the 8th International Work-Conference on Artificial Neural Networks (IWANN). Cabestany J, Prieto A, Sandoval DF (Eds); 455-462.

Conference Paper | Published | English

No fulltext has been uploaded

Author
; ; ;
Editor
Cabestany, J. ; Prieto, A. ; Sandoval, D.F.
Abstract
An analog VLSI implementation of adaptive synapses being part of an associative memory realised with pulsed neurons is presented. VLSI implementations of dynamic synapses and pulsed neurons are expected to provide robustness and low energy consumption like observed in the human brain. We have developed a VLSI implementation of synaptic connections for an associative memory which is used in a biological inspired image processing system using pulse coded neural networks. The system consists of different layers for feature extraction to decompose the image in several features. The pulsed associative memory is used for completing or binding features. In this paper, we focus on the dynamics and the analog implementation of adaptive synapses. The discussed circuits were designed in a 130 nm CMOS process.
Publishing Year
PUB-ID

Cite this

Kaulmann T, Ferber M, Witkowski U, Rückert U. Analog VLSI Implementation of Adaptive Synapses in Pulsed Neural Networks. In: Cabestany J, Prieto A, Sandoval DF, eds. Proceedings of the 8th International Work-Conference on Artificial Neural Networks (IWANN). 2005: 455-462.
Kaulmann, T., Ferber, M., Witkowski, U., & Rückert, U. (2005). Analog VLSI Implementation of Adaptive Synapses in Pulsed Neural Networks. In J. Cabestany, A. Prieto, & D. F. Sandoval (Eds.), Proceedings of the 8th International Work-Conference on Artificial Neural Networks (IWANN) (pp. 455-462).
Kaulmann, T., Ferber, M., Witkowski, U., and Rückert, U. (2005). “Analog VLSI Implementation of Adaptive Synapses in Pulsed Neural Networks” in Proceedings of the 8th International Work-Conference on Artificial Neural Networks (IWANN), ed. J. Cabestany, A. Prieto, and D. F. Sandoval 455-462.
Kaulmann, T., et al., 2005. Analog VLSI Implementation of Adaptive Synapses in Pulsed Neural Networks. In J. Cabestany, A. Prieto, & D. F. Sandoval, eds. Proceedings of the 8th International Work-Conference on Artificial Neural Networks (IWANN). pp. 455-462.
T. Kaulmann, et al., “Analog VLSI Implementation of Adaptive Synapses in Pulsed Neural Networks”, Proceedings of the 8th International Work-Conference on Artificial Neural Networks (IWANN), J. Cabestany, A. Prieto, and D.F. Sandoval, eds., 2005, pp.455-462.
Kaulmann, T., Ferber, M., Witkowski, U., Rückert, U.: Analog VLSI Implementation of Adaptive Synapses in Pulsed Neural Networks. In: Cabestany, J., Prieto, A., and Sandoval, D.F. (eds.) Proceedings of the 8th International Work-Conference on Artificial Neural Networks (IWANN). p. 455-462. (2005).
Kaulmann, Tim, Ferber, Markus, Witkowski, Ulf, and Rückert, Ulrich. “Analog VLSI Implementation of Adaptive Synapses in Pulsed Neural Networks”. Proceedings of the 8th International Work-Conference on Artificial Neural Networks (IWANN). Ed. J. Cabestany, A. Prieto, and D.F. Sandoval. 2005. 455-462.
This data publication is cited in the following publications:
This publication cites the following data publications:

Export

0 Marked Publications

Open Data PUB

Search this title in

Google Scholar