Implementation of a RISC Processor Core for SoC Designs – FPGA Prototype vs. ASIC Implementation

Langen D, Niemann J-C, Porrmann M, Kalte H, Rückert U (2002)
In: Proceedings of the IEEE-Workshop: Heterogeneous reconfigurable Systems on Chip (SoC). Hamburg, Germany.

Download
OA
Conference Paper | Published | English
Author
; ; ; ;
Abstract
In this paper, an implementation of a RISC processor core for SoC designs is presented. We analyze the differences between a prototypical FPGA implementation and standard cell realizations in an 0.6μm and an 0.13μm technology, respectively. The core was developed by using the hardware description language VHDL, which offers the opportunity of adding special, optimized hardware blocks for various operations. The effects on area and power consumption as well as computational power are analyzed. A detailed overview of the implementation of additional hardware multipliers and their effects on the above mentioned topics concludes this paper.
Publishing Year
PUB-ID

Cite this

Langen D, Niemann J-C, Porrmann M, Kalte H, Rückert U. Implementation of a RISC Processor Core for SoC Designs – FPGA Prototype vs. ASIC Implementation. In: Proceedings of the IEEE-Workshop: Heterogeneous reconfigurable Systems on Chip (SoC). Hamburg, Germany; 2002.
Langen, D., Niemann, J. - C., Porrmann, M., Kalte, H., & Rückert, U. (2002). Implementation of a RISC Processor Core for SoC Designs – FPGA Prototype vs. ASIC Implementation. Proceedings of the IEEE-Workshop: Heterogeneous reconfigurable Systems on Chip (SoC).
Langen, D., Niemann, J. - C., Porrmann, M., Kalte, H., and Rückert, U. (2002). “Implementation of a RISC Processor Core for SoC Designs – FPGA Prototype vs. ASIC Implementation” in Proceedings of the IEEE-Workshop: Heterogeneous reconfigurable Systems on Chip (SoC) (Hamburg, Germany).
Langen, D., et al., 2002. Implementation of a RISC Processor Core for SoC Designs – FPGA Prototype vs. ASIC Implementation. In Proceedings of the IEEE-Workshop: Heterogeneous reconfigurable Systems on Chip (SoC). Hamburg, Germany.
D. Langen, et al., “Implementation of a RISC Processor Core for SoC Designs – FPGA Prototype vs. ASIC Implementation”, Proceedings of the IEEE-Workshop: Heterogeneous reconfigurable Systems on Chip (SoC), Hamburg, Germany: 2002.
Langen, D., Niemann, J.-C., Porrmann, M., Kalte, H., Rückert, U.: Implementation of a RISC Processor Core for SoC Designs – FPGA Prototype vs. ASIC Implementation. Proceedings of the IEEE-Workshop: Heterogeneous reconfigurable Systems on Chip (SoC). Hamburg, Germany (2002).
Langen, Dominik, Niemann, Jörg-Christian, Porrmann, Mario, Kalte, Heiko, and Rückert, Ulrich. “Implementation of a RISC Processor Core for SoC Designs – FPGA Prototype vs. ASIC Implementation”. Proceedings of the IEEE-Workshop: Heterogeneous reconfigurable Systems on Chip (SoC). Hamburg, Germany, 2002.
Main File(s)
Access Level
OA Open Access
Last Uploaded
2011-10-26 11:17:51

This data publication is cited in the following publications:
This publication cites the following data publications:

Export

0 Marked Publications

Open Data PUB

Search this title in

Google Scholar