Multiobjective optimization for transistor sizing of CMOS logic standard cells using set-oriented numerical techniques

Blesken M, Rückert U, Steenken D, Witting K, Dellnitz M (2009)
In: NORCHIP, 2009. 1-4.

Download
Es wurde kein Volltext hochgeladen. Nur Publikationsnachweis!
Konferenzbeitrag | Veröffentlicht | Englisch
Autor
; ; ; ;
Abstract / Bemerkung
The design of resource efficient integrated circuits (IC) requires solving a minimization problem of more than one objective given as measures of available resources. This multiobjective optimization problem (MOP) can be solved on the smallest unit, the standard cells, to improve the performance of the entire IC. The traditional way of sizing the transistors of a standard logic cell does not focus on the resources directly. In this work transistor sizing is approached via an MOP and solved by set-oriented numerical techniques. A comparison of the Pareto optimal designs to elements of a commercial standard cell library indicates that for some gates the performance can even be significantly improved.
Erscheinungsjahr
Titel des Konferenzbandes
NORCHIP, 2009
Seite
1-4
Konferenzort
Trondheim, Norway
Konferenzdatum
2009-11-16 – 2009-11-17
PUB-ID

Zitieren

Blesken M, Rückert U, Steenken D, Witting K, Dellnitz M. Multiobjective optimization for transistor sizing of CMOS logic standard cells using set-oriented numerical techniques. In: NORCHIP, 2009. 2009: 1-4.
Blesken, M., Rückert, U., Steenken, D., Witting, K., & Dellnitz, M. (2009). Multiobjective optimization for transistor sizing of CMOS logic standard cells using set-oriented numerical techniques. NORCHIP, 2009, 1-4. doi:10.1109/NORCHP.2009.5397800
Blesken, M., Rückert, U., Steenken, D., Witting, K., and Dellnitz, M. (2009). “Multiobjective optimization for transistor sizing of CMOS logic standard cells using set-oriented numerical techniques” in NORCHIP, 2009 1-4.
Blesken, M., et al., 2009. Multiobjective optimization for transistor sizing of CMOS logic standard cells using set-oriented numerical techniques. In NORCHIP, 2009. pp. 1-4.
M. Blesken, et al., “Multiobjective optimization for transistor sizing of CMOS logic standard cells using set-oriented numerical techniques”, NORCHIP, 2009, 2009, pp.1-4.
Blesken, M., Rückert, U., Steenken, D., Witting, K., Dellnitz, M.: Multiobjective optimization for transistor sizing of CMOS logic standard cells using set-oriented numerical techniques. NORCHIP, 2009. p. 1-4. (2009).
Blesken, M., Rückert, Ulrich, Steenken, D., Witting, K., and Dellnitz, M. “Multiobjective optimization for transistor sizing of CMOS logic standard cells using set-oriented numerical techniques”. NORCHIP, 2009. 2009. 1-4.

Export

Markieren/ Markierung löschen
Markierte Publikationen

Open Data PUB

Suchen in

Google Scholar
ISBN Suche