Hardware Accelerated Data Analysis

Franzmeier M, Pohl C, Porrmann M, Rückert U (2004)
In: Parallel Computing in Electrical Engineering, 2004. PARELEC 2004. International Conference on. 309-314.

Conference Paper | Published | English

No fulltext has been uploaded

Author
; ; ;
Abstract
In this paper we present a massively parallel hardware accelerator for neural network based data mining applications. We use Self-Organizing Maps (SOM) for the analysis of very large datasets. One example is the analysis of semiconductor fabrication process data, which demands very high performance in order to achieve acceptable simulation times. Our system consists of Processing Elements (PEs) working completely in parallel on the task of SOM simulation. We will show the scalability of the system concerning precision and number of PEs, as well as the flexibility of the system regarding size and shape of the simulated maps. The possibility of emulating virtual maps (one PE emulates more than one neuron) enables the computation of maps with more neurons than PEs. Benchmarking results of our FPGA (Field Programmable Gate Array) based implementation of the system show the high performance of our accelerator.
Publishing Year
PUB-ID

Cite this

Franzmeier M, Pohl C, Porrmann M, Rückert U. Hardware Accelerated Data Analysis. In: Parallel Computing in Electrical Engineering, 2004. PARELEC 2004. International Conference on. 2004: 309-314.
Franzmeier, M., Pohl, C., Porrmann, M., & Rückert, U. (2004). Hardware Accelerated Data Analysis. Parallel Computing in Electrical Engineering, 2004. PARELEC 2004. International Conference on, 309-314.
Franzmeier, M., Pohl, C., Porrmann, M., and Rückert, U. (2004). “Hardware Accelerated Data Analysis” in Parallel Computing in Electrical Engineering, 2004. PARELEC 2004. International Conference on 309-314.
Franzmeier, M., et al., 2004. Hardware Accelerated Data Analysis. In Parallel Computing in Electrical Engineering, 2004. PARELEC 2004. International Conference on. pp. 309-314.
M. Franzmeier, et al., “Hardware Accelerated Data Analysis”, Parallel Computing in Electrical Engineering, 2004. PARELEC 2004. International Conference on, 2004, pp.309-314.
Franzmeier, M., Pohl, C., Porrmann, M., Rückert, U.: Hardware Accelerated Data Analysis. Parallel Computing in Electrical Engineering, 2004. PARELEC 2004. International Conference on. p. 309-314. (2004).
Franzmeier, M., Pohl, C., Porrmann, Mario, and Rückert, Ulrich. “Hardware Accelerated Data Analysis”. Parallel Computing in Electrical Engineering, 2004. PARELEC 2004. International Conference on. 2004. 309-314.
This data publication is cited in the following publications:
This publication cites the following data publications:

Export

0 Marked Publications

Open Data PUB

Search this title in

Google Scholar