Abstract / Notes
Many applications of self-organizing maps (SOM) require high computing performance in order to be efficient. Because of the regular and modular structure of SOMs, a custom hardware realization is obvious. Based on the idea of a massively parallel system, several chips have been designed, manufactured and tested by the authors. In this article a high-performance system with the latest NBISOM_25 chips is presented. The NBISOM_25 integrated circuit (ES2 1.0 μm CMOS) contains 25 processing elements in a 5×5 array. Due to the scalability of the chips a VMEbus board was built with 16 ICs on it. The controllers for the VMEbus and the SOM hardware are realized using FPGAs. The system runs SOM applications with up to 400 elements in parallel mode (20×20 map). Each model vector can have up to 64 weights of 8 bit accuracy. The maximum performance of the board-system is 4.1 GCPS (recall) and 2.4 GCUPS (learning). It is integrated in a simulation framework for neural networks, that contains software tools for self-organizing maps as well as for neural associative memories, tools for pre- and postprocessing and tools for graphical analysis of the simulation results.
Rüping S, Porrmann M, Rückert U. SOM Accelerator System. Neurocomputing. 1998;21:31-50.
Rüping, S., Porrmann, M., & Rückert, U. (1998). SOM Accelerator System. Neurocomputing, 21, 31-50.
Rüping, S., Porrmann, M., and Rückert, U. (1998). SOM Accelerator System. Neurocomputing 21, 31-50.
Rüping, S., Porrmann, M., & Rückert, U., 1998. SOM Accelerator System. Neurocomputing, 21, p 31-50.
S. Rüping, M. Porrmann, and U. Rückert, “SOM Accelerator System”, Neurocomputing, vol. 21, 1998, pp. 31-50.
Rüping, S., Porrmann, M., Rückert, U.: SOM Accelerator System. Neurocomputing. 21, 31-50 (1998).
Rüping, Stefan, Porrmann, Mario, and Rückert, Ulrich. “SOM Accelerator System”. Neurocomputing 21 (1998): 31-50.
This data publication is cited in the following publications:
This publication cites the following data publications: