A Scalable Processor Array for Self-Organizing Feature Maps

Rüping S, Rückert U (1996)
In: Proceedings of the 6th International Conference on Microelectronics for Neural Networks and Fuzzy Systems (MicroNeuro). Lausanne, Switzerland: IEEE Computer Society Press.

Conference Paper | Published | English

No fulltext has been uploaded

Author
;
Abstract
Selforganizing Feature Maps (SOFMs) can be applied for data analysis, controlling problems and pattern matching. In many cases the requirements of a system using these maps are high performance and small physical size. This leads to the necessity of custom chip designs. In this paper two chips are presented, that realize a scalable processor array for self-organizing feature maps. First the design and test results of a single processor chip are described. Based on these results a second chip has been developed implementing a 5 by 5 array of elements. Each processor has on-chip memory to store 64 weights of 8 bit. The calculation unit has an internal precision of 14 bit. An input pattern can have 64 vector components of 8 bit. In order to achieve high speed, all elements work in parallel. Several of this chips can be cascaded to larger map sizes in a system
Publishing Year
PUB-ID

Cite this

Rüping S, Rückert U. A Scalable Processor Array for Self-Organizing Feature Maps. In: Proceedings of the 6th International Conference on Microelectronics for Neural Networks and Fuzzy Systems (MicroNeuro). Lausanne, Switzerland: IEEE Computer Society Press; 1996.
Rüping, S., & Rückert, U. (1996). A Scalable Processor Array for Self-Organizing Feature Maps. Proceedings of the 6th International Conference on Microelectronics for Neural Networks and Fuzzy Systems (MicroNeuro).
Rüping, S., and Rückert, U. (1996). “A Scalable Processor Array for Self-Organizing Feature Maps” in Proceedings of the 6th International Conference on Microelectronics for Neural Networks and Fuzzy Systems (MicroNeuro) (Lausanne, Switzerland: IEEE Computer Society Press).
Rüping, S., & Rückert, U., 1996. A Scalable Processor Array for Self-Organizing Feature Maps. In Proceedings of the 6th International Conference on Microelectronics for Neural Networks and Fuzzy Systems (MicroNeuro). Lausanne, Switzerland: IEEE Computer Society Press.
S. Rüping and U. Rückert, “A Scalable Processor Array for Self-Organizing Feature Maps”, Proceedings of the 6th International Conference on Microelectronics for Neural Networks and Fuzzy Systems (MicroNeuro), Lausanne, Switzerland: IEEE Computer Society Press, 1996.
Rüping, S., Rückert, U.: A Scalable Processor Array for Self-Organizing Feature Maps. Proceedings of the 6th International Conference on Microelectronics for Neural Networks and Fuzzy Systems (MicroNeuro). IEEE Computer Society Press, Lausanne, Switzerland (1996).
Rüping, Stefan, and Rückert, Ulrich. “A Scalable Processor Array for Self-Organizing Feature Maps”. Proceedings of the 6th International Conference on Microelectronics for Neural Networks and Fuzzy Systems (MicroNeuro). Lausanne, Switzerland: IEEE Computer Society Press, 1996.
This data publication is cited in the following publications:
This publication cites the following data publications:

Export

0 Marked Publications

Open Data PUB

Search this title in

Google Scholar