Resource efficiency of the GigaNetIC chip multiprocessor architecture

Niemann J-C, Puttmann C, Porrmann M, Rückert U (2007)
Journal of System Architecture 53(5-6): 285-299.

Journal Article | Published | English

No fulltext has been uploaded

Author
; ; ;
Abstract
In this article, we present the prototypical implementation of the scalable GigaNetIC chip multiprocessor architecture. We use an FPGA-based rapid prototyping system to verify the functionality of our architecture in a network application scenario before fabricating the ASIC in a modern CMOS standard cell technology. The rapid prototyping environment gives us the opportunity to test our multiprocessor architecture with Ethernet-based data streams in a real network scenario. Our system concept is based on a massively parallel processor structure. Due to its regularity, our architecture can be easily scaled to accommodate a wide range of packet processing applications with various performance and throughput requirements at high reliability. Furthermore, the composition based on predefined building blocks guarantees fast design cycles and simplifies system verification. We present standard cell synthesis results as well as a performance analysis for a firewall application with various couplings of hardware accelerators. Finally, we compare implementations of our architecture with state-of-the-art desktop CPUs. We use simple, general-purpose applications as well as the introduced packet processing tasks to determine the performance capabilities and the resource efficiency of the GigaNetIC architecture. We show that, if supported by the application, parallelism offers more opportunities than increasing clock frequencies.
Publishing Year
ISSN
PUB-ID

Cite this

Niemann J-C, Puttmann C, Porrmann M, Rückert U. Resource efficiency of the GigaNetIC chip multiprocessor architecture. Journal of System Architecture. 2007;53(5-6):285-299.
Niemann, J. - C., Puttmann, C., Porrmann, M., & Rückert, U. (2007). Resource efficiency of the GigaNetIC chip multiprocessor architecture. Journal of System Architecture, 53(5-6), 285-299.
Niemann, J. - C., Puttmann, C., Porrmann, M., and Rückert, U. (2007). Resource efficiency of the GigaNetIC chip multiprocessor architecture. Journal of System Architecture 53, 285-299.
Niemann, J.-C., et al., 2007. Resource efficiency of the GigaNetIC chip multiprocessor architecture. Journal of System Architecture, 53(5-6), p 285-299.
J.-C. Niemann, et al., “Resource efficiency of the GigaNetIC chip multiprocessor architecture”, Journal of System Architecture, vol. 53, 2007, pp. 285-299.
Niemann, J.-C., Puttmann, C., Porrmann, M., Rückert, U.: Resource efficiency of the GigaNetIC chip multiprocessor architecture. Journal of System Architecture. 53, 285-299 (2007).
Niemann, Jörg-Christian, Puttmann, Christoph, Porrmann, Mario, and Rückert, Ulrich. “Resource efficiency of the GigaNetIC chip multiprocessor architecture”. Journal of System Architecture 53.5-6 (2007): 285-299.
This data publication is cited in the following publications:
This publication cites the following data publications:

Export

0 Marked Publications

Open Data PUB

Web of Science

View record in Web of Science®

Search this title in

Google Scholar