A Synchronization Method for Register Traces of Pipelined Processors

Dreesen R, Jungeblut T, Thies M, Porrmann M, Rückert U, Kastens U (2009)
In: Proceedings of the International Embedded Systems Symposium 2009 (IESS '09). Schloss Langenargen, Germany: 207-217.

Download
Es wurde kein Volltext hochgeladen. Nur Publikationsnachweis!
Konferenzbeitrag | Veröffentlicht | Englisch
Autor
; ; ; ; ;
Abstract / Bemerkung
During a typical development process of an embedded application specific processor (ASIP), the architecture is implemented multiple times on different levels of abstractions. As a result of this redundant specification, certain inconsistencies may show up. For example, the implementation of an instruction in the simulator may differ from the HDL implementation. To detect such inconsistencies, we use register trace comparison. Our key contribution is a generic method for systematic trace synchronization. Therefore, we convert a micro-architectural trace into an architectural trace. This method considers pipeline hazards and non-uniform write latencies. To simplify the validation of a processor, we further have implemented an automatic validation environment that includes a tool which points the developer directly to erroneous instructions. The flow has been validated during the development of our CoreVA architecture for mobile applications.
Erscheinungsjahr
Titel des Konferenzbandes
Proceedings of the International Embedded Systems Symposium 2009 (IESS '09)
Seite
207-217
PUB-ID

Zitieren

Dreesen R, Jungeblut T, Thies M, Porrmann M, Rückert U, Kastens U. A Synchronization Method for Register Traces of Pipelined Processors. In: Proceedings of the International Embedded Systems Symposium 2009 (IESS '09). Schloss Langenargen, Germany; 2009: 207-217.
Dreesen, R., Jungeblut, T., Thies, M., Porrmann, M., Rückert, U., & Kastens, U. (2009). A Synchronization Method for Register Traces of Pipelined Processors. Proceedings of the International Embedded Systems Symposium 2009 (IESS '09), 207-217. Schloss Langenargen, Germany.
Dreesen, R., Jungeblut, T., Thies, M., Porrmann, M., Rückert, U., and Kastens, U. (2009). “A Synchronization Method for Register Traces of Pipelined Processors” in Proceedings of the International Embedded Systems Symposium 2009 (IESS '09) (Schloss Langenargen, Germany), 207-217.
Dreesen, R., et al., 2009. A Synchronization Method for Register Traces of Pipelined Processors. In Proceedings of the International Embedded Systems Symposium 2009 (IESS '09). Schloss Langenargen, Germany, pp. 207-217.
R. Dreesen, et al., “A Synchronization Method for Register Traces of Pipelined Processors”, Proceedings of the International Embedded Systems Symposium 2009 (IESS '09), Schloss Langenargen, Germany: 2009, pp.207-217.
Dreesen, R., Jungeblut, T., Thies, M., Porrmann, M., Rückert, U., Kastens, U.: A Synchronization Method for Register Traces of Pipelined Processors. Proceedings of the International Embedded Systems Symposium 2009 (IESS '09). p. 207-217. Schloss Langenargen, Germany (2009).
Dreesen, Ralf, Jungeblut, Thorsten, Thies, Michael, Porrmann, Mario, Rückert, Ulrich, and Kastens, Uwe. “A Synchronization Method for Register Traces of Pipelined Processors”. Proceedings of the International Embedded Systems Symposium 2009 (IESS '09). Schloss Langenargen, Germany, 2009. 207-217.
Link(s) zu Volltext(en)
Access Level
Restricted Closed Access

Export

Markieren/ Markierung löschen
Markierte Publikationen

Open Data PUB

Suchen in

Google Scholar