Resource Efficiency of Scalable Processor Architectures for SDR-based Applications

Thorsten Jungeblut\textsuperscript{1}, Johannes Ax\textsuperscript{2}, Gregor Sievers\textsuperscript{2}, Boris Hübener\textsuperscript{2}, Mario Porrmann\textsuperscript{2}, and Ulrich Rückert\textsuperscript{1}

\textsuperscript{1}Cognitive Interaction Technology Center of Excellence Bielefeld University, Germany
\textsuperscript{2}Heinz Nixdorf Institute University of Paderborn, Germany

Abstract

In this work we discuss the resource efficiency of scalable processor architectures for software-defined radio (SDR) based applications. The development of resource efficient processor architectures is based on a two-staged design flow using a high level processor specification as a reference. This design-flow has been used to perform a comprehensive design-space exploration of algorithms from various application scenarios. As a result the 4-issue VLIW-architecture CoreVA has been implemented. The fine-grained parallelism of this architecture allows for performance gains of up to a factor of three to four for the analyzed application scenarios. From the design-space exploration on system level dedicated hardware accelerators have been derived. The hardware accelerators proposed in this work improve the energy efficiency by a factor of 6 to 43. To further improve the performance of the system, the single-core based approach is extended to network-on-chip (NoC) level. As an example, an IEEE 802.11b application has been mapped to a cluster of four processor cores reducing the processing time of the algorithm by up to 60%.

1 Introduction

Wireless communication finds it’s way in our daily life. Complex transmission methods (WLAN\textsuperscript{1}, UMTS\textsuperscript{2}, LTE\textsuperscript{3}) provide increasing data rates at low latencies. This allows for new applications, like HDTV\textsuperscript{4}, video conferences, or 3D online gaming. Basically, a mobile phone has to support multiple standards. Up to now, heterogenous hardware platforms with dedicated accelerator devices were used. Whereas in practice, none or only few algorithms are used simultaneously, all accelerators contribute to the area (and therefore the costs) and the power consumption of the mobile device.

Therefore, modern approaches rely on flexible architectures, which are based on high performance and universal processors [10, 7, 17, 18, 16]. This principle is called software-defined radio and allows for the exchange of the communication methods during run-time. In addition, new algorithms can be ported to the architecture. High-level programming languages simplifies the development of applications and are mainly platform independent.

The decreasing feature size of modern fabrication processes allows for the integration of more and more logic or memory in embedded systems. Parallel architectures offer a high performance at a reasonable low clock frequency. Compared to superscalar architectures, very long instruction word (VLIW) processors allow for a fine-grained scaling of the computational throughput at low resource requirements. Examples for current commercial VLIW architectures are NXP TriMedia [25] and the Texas Instruments TMS320C6X [24]. Scalable Network-on-Chips (NoCs) with multiple processor cores can further enhance the available throughput dependent on the application-requirements. Current architectures are, e.g., Tilera Tile64 [1, 2], Intel TeraFLOPS [26], XPipes [3], AEtheral [23], or FAUST [15].

In this work we discuss the potential of scalable processor architectures and NoCs for the execution of SDR-based applications. In Section 2 we propose a two-stages design flow for the design-space exploration of resource efficient processor architectures. Section 3 introduces our modular VLIW-architecture CoreVA. Section 4 presents the system architecture and proposes a flexible environment for the in-
2 Processor Design Based on UPSLA as a Reference Specification

For the development of resource efficient processor architectures, a two-stage design-flow is used, which consists of the automatic generation of a complete C-compiler-based toolchain from a reference specification in the Unified Processor Specification Language (UPSLA) (cf. Figure 1, [14, 11]).

The development toolchain encompasses a C-compiler, an assembler, a linker, a cycle-accurate instruction set simulator (ISS) and various debugging and profiling tools. Starting from the application, the source code is compiled and can be profiled, e.g., in terms of clock cycles or functional units utilization. The hardware design flow is based on the register-transfer level (RTL) description of the architecture. The executables of the application can be simulated using RTL-simulation or verified functional using our modular rapid prototyping environment RAPTOR [21]. Combining the synthesis results (wrt. the resource requirements) and the profiling results, the resource efficiency is derived. To verify the consistency of the software and the hardware domains, the simulation by validation approach of [5] is used.

Using this design flow we implemented the resource efficient VLIW-architecture called CoreVA. The RTL description of the architecture is widely configurable: The number of VLIW-slots (even single slot), arithmetic-logical units (ALUs), dedicated multiply-accumulate (MLA) or division step (DVS) units can be specified. Load/store interfaces can be assigned the each VLIW-slot. Using a Greedy-based approach, optimized pipeline-bypass configurations [4] can be derived by the systematic deactivation of rarely used bypass paths.

From design-space exploration of a heterogeneous set of algorithms of various application scenarios (synthetic benchmarks, coding, baseband processing, error correction, cryptography, and image processing) the configuration of the first implementation of the CoreVA architecture has been derived [12, 6, 10, 7]. The CoreVA architecture embeds four VLIW architectures with four ALUs, two dedicated MLA- and DVS-units (cf. Figure 2). The level-1 caches for instructions and data (two-port) with a size of 16 kByte each interface to external memory [13]. For applications with low memory requirements the caches can be configured to a scratchpad mode at run-time to omit high latencies on cache misses. The fine-grained parallelism of the VLIW architecture allows for performance gains of up to factor three to four for the analyzed application scenarios. Figure 3 combines the layout with a chip photo of the CoreVA architecture. Maximum frequency of the ASIC prototype is 400 MHz (1.2 V, 25 °C) at a power consumption of 100 mW. Area requirements are 2.7 mm² in am 65 nm standard cell technology from STMicroelectronics.
4 Hardware accelerators

Figure 4 depicts the system architecture of the CoreVA processor. Beside the instruction and data caches, the processor core can access dedicated hardware accelerators via memory-mapped I/O (MMIO). Hardware extensions are mapped to the logical memory address space. Dependent on the memory address, an address decoder forwards accesses either to the physical memory or to an extension. Application-specific hardware accelerators allow for high performance gains but require with a considerable additional hardware effort. Nevertheless, due to a large decrease of the processing time, overall energy efficiency can be increased by orders of magnitudes. Table 1 shows the results for the resource efficiency for four hardware accelerators (cyclic redundancy check (CRC), elliptic curves cryptography (ECC) [12], IEEE 802.11b [7], and advanced encryption standard (AES)). To limit area requirements and costs it may not be possible to integrate all dedicated hardware extensions available on the processor DIE. Therefore, we implemented a generic interface to either integrate hardware extensions tightly coupled in the processor core, or map them loosely coupled to a dedicated FPGA (cf. Figure 4). The reconfigurability of the FPGA supports the dynamic exchange of hardware extensions during run-time.

5 The CoreVANoC

To further enhance the performance of the system, the single-core based approach can be extended to a multi-core architecture [8, 9]. Whereas the fine-grained parallelism of VLIW architectures can improve the throughput for applications with a high instruction level parallelism (ILP), NoCs can enhance the efficiency of the system by applying software-pipelining or exploiting data concurrency. The CoreVANoC is based on the GigaNoC [22, 20, 19] and represents a hierarchical NoC that is especially suitable for scalable multiprocessor architectures. The CoreVANoC features packet-switched wormhole routing with a link bandwidth of up to 24 GBit/s. Backbone of the NoC is a parameterizable Switch-Box (SB). Each SB interfaces to a dedicated CoreVA processor. Area requirements are about 0.5 mm² per SB at a maximum clock frequency of 750 MHz.

As an example, the IEEE 802.11b application of [7] has been mapped to the CoreVANoC (cf. Figure 5. The algorithm is partitioned to four processor nodes. The first node performs scrambling, differential encoding, and symbol mapping. The FIR-filter is split into inphase (I) and quadrature (Q) components, each mapped to a dedicated processor node. A fourth CoreVA is required for the synchronization and post-processing of the I/Q-data. By using the CoreVANoC, the IEEE 802.11b algorithm could be sped up by about 60 % (cf. Figure 6).

6 Conclusion

In this paper we discussed the resource efficiency of scalable processor architectures and NoCs for SDR-based applications. We introduced a two-staged design-flow used
Table 1. Resource efficiency of hardware accelerators

<table>
<thead>
<tr>
<th>Hardware accelerator</th>
<th>Processing time (speedup)</th>
<th>Area requirements</th>
<th>Power consumption</th>
<th>Energy efficiency</th>
</tr>
</thead>
<tbody>
<tr>
<td>CRC</td>
<td>-87% (×8)</td>
<td>+0.7%</td>
<td>+0.6%</td>
<td>×6.8</td>
</tr>
<tr>
<td>ECC</td>
<td>-93% (×14)</td>
<td>+30%</td>
<td>+30%</td>
<td>×11.0</td>
</tr>
<tr>
<td>802.11b</td>
<td>-88% (×8)</td>
<td>+40%</td>
<td>+19%</td>
<td>×6.0</td>
</tr>
<tr>
<td>AES</td>
<td>-99% (×66)</td>
<td>+39%</td>
<td>+54%</td>
<td>×43.0</td>
</tr>
</tbody>
</table>

802.11b algorithm has been mapped to a cluster of four CoreVA processors. Different mapping strategies have been compared, leading to a reduction of the processing time of up to 60%.

References


