Hardware Accelerators for Elliptic Curve Cryptography

C. Puttmann\textsuperscript{1}, J. Shokrollahi\textsuperscript{2}, M. Porrmann\textsuperscript{1}, and U. R"uckert\textsuperscript{1}

\textsuperscript{1}Heinz Nixdorf Institute, University of Paderborn, Germany  
\textsuperscript{2}Chair for System Security, Ruhr-University of Bochum, Germany

Abstract. In this paper we explore different hardware accelerators for cryptography based on elliptic curves. Furthermore, we present a hierarchical multiprocessor system-on-chip (MPSoC) platform that can be used for fast integration and evaluation of novel hardware accelerators. In respect of two application scenarios the hardware accelerators are coupled at different hierarchy levels of the MPSoC platform. The whole system is implemented in a state of the art 65 nm standard cell technology. Moreover, an FPGA-based rapid prototyping system for fast system verification is presented. Finally, a metric to analyze the resource efficiency by means of chip area, execution time and energy consumption is introduced.

1 Introduction

Data security is an important requirement for many applications in our daily life. Especially internet applications such as e-commerce need to transmit secret data via insecure communication channels. Therefore, various cryptographic methods exist that allow to protect sensitive data. Asymmetric cryptography, which is also known as public-key cryptography, does not only provide algorithms for encryption and decryption of data, but also for digital signatures and authentication. Recently asymmetric cryptography based on elliptic curves is gaining interest. Compared to traditional asymmetric techniques, e.g. the RSA algorithm, the elliptic curve cryptography (ECC) achieves an equivalent level of security with smaller key sizes. Using elliptic curve cryptography therefore results in memory as well as bandwidth savings.

Nevertheless, computational intensive operations emerge during the processing of ECC protocols. The scalar multiplication on elliptic curves represents a frequently required and complex operation. The acceleration of this task by dedicated hardware units can not only speed up the execution time, but also help to save energy. In this paper, we propose different types of hardware accelerators for scalar multiplication in respect of two application scenarios. On one hand, we consider mobile devices with limited power resources such as smartcards. On the other hand, security servers are considered, where high performance is more important than power consumption and costs in terms of chip area.

Our work presents various hardware accelerators for elliptic curve cryptography, which are evaluated by integration into a multiprocessor system-on-chip (MPSoC). This proposed evaluation platform is scalable and can be adapted to suit different application scenarios. Dedicated hardware blocks can easily be integrated at different hierarchy levels of the MPSoC, which allows a comfortable evaluation of novel accelerators. Furthermore, the whole system is mapped onto an FPGA-based rapid prototyping environment in order to speed up simulation and verification.

The proposed hardware accelerators are synthesized in a modern 65 nm standard cell technology and analyzed regarding their resource efficiency in terms of chip area, execution speed and power consumption. Furthermore, a metric is introduced to compare the resource efficiency of different implementations in respect of the considered application scenario.

The paper is structured as follows. Section 2 gives a brief overview of the mathematical background of elliptic curve cryptography. In Sect. 3 the evaluation platform that is used to integrate and verify the hardware accelerators is discussed. The proposed hardware accelerators as well as the metric for analyzing their resource efficiency are explained in detail in Section 4. Finally, Sect. 5 concludes the paper.

2 Elliptic Curve Arithmetic

In this section the elliptic curve cryptography based on binary field arithmetic is introduced. The general equation for a non-supersingular elliptic curve \( E \) over the binary finite field \( \mathbb{F}_{2^m} \) is given by equation:

\[ E : y^2 + xy = x^3 + ax^2 + b \]  

(1)
Finite field arithmetic is introduced. The general equation for the elliptic curve cryptography based on binary coordinates only one finite field inversion is required at the end. The elliptic curve in equation (1) is given by $y^2 = x^3 + ax + b \pmod{p}$, where $a, b \in \mathbb{F}_p$ and $p$ is a prime number. The group, denoted as $E$, is the set of solutions to the elliptic curve equation and is defined over the finite field $\mathbb{F}_p$. It is an additive abelian group with the identity element $0$. Let $P = (x, y)$ and $Q = (x', y')$ be two given points on the curve in equation (1). The point addition $P + Q$ as well as the point doubling $P + P$ are two operations defined on the elliptic curve $E$, which can geometrically be represented by the tangent and chord operation, respectively. By applying the point addition and point doubling operations, we are able to multiply an integer $k$ with a point $P$, which is the result of $k - 1$ times adding the point $P$ to itself. This operation is known as scalar or point multiplication $k \times P$. Figure 1 depicts this hierarchical structure of arithmetic operations used for elliptic curve cryptography over finite fields.

### 2.1 Projective Coordinates

Naturally, point addition and point doubling also require a field inversion when using affine coordinates $(x, y)$. Since inversion is a very expensive operation compared to multiplication, addition and squaring in finite fields, we use projective coordinates. In standard projective coordinates, the points on the elliptic curve are represented as a triple $(X, Y, Z)$ in such a way that $x = X/Z$ and $y = Y/Z$. By using projective coordinates, only one finite field inversion is required at the end of a scalar multiplication in order to transform the projective coordinates back to affine coordinates.

### 2.2 Montgomery Ladder Algorithm

In Montgomery (1987) a very efficient method to perform the scalar multiplication is presented, which was applied to elliptic curve cryptography by López and Dahab (1999). The method is known as montgomery ladder and is shown at point level in Algorithm 1. Since in every loop iteration the same operations are performed, namely one point addition and one point doubling, the Montgomery ladder algorithm is shielded against timing attacks and simple power analysis attacks.

### Algorithm 1

The Montgomery ladder algorithm for scalar multiplication expressed at point level.

**Input**: A point $P$ on the elliptic curve $E$, together with the binary representation of the scalar $k$ as $k_1 k_2 \ldots k_m$.

**Output**: $k \times P$

```plaintext
P_1 \leftarrow P; P_2 \leftarrow 2P
for j from 2 downto 0 do
  if $k_j = 1$ then
    $P_1 \leftarrow P_1 + P_2; P_2 \leftarrow 2P_2$
  else
    $P_2 \leftarrow P_1 + P_2; P_1 \leftarrow 2P_1$
  end if
end for
```

### 2.3 Polynomial Basis Representation

As illustrated in Fig. 1, finite field arithmetic represents the base operations. Therefore, an efficient representation of the finite field elements in $\mathbb{F}_{2^m}$ is important. The polynomial basis representation can be described as a vector space of dimension $m$ over the field $\mathbb{F}_2$ and is one of the most common representations in ECC. Field elements in polynomial basis representation are expressed as binary polynomials of degree $m - 1$ as follows:

$$a(x) = \sum_{i=0}^{m-1} a_i x^i \quad \text{with} \quad a_i \in \{0, 1\} \quad (2)$$

One benefit of binary fields is that the finite field addition is calculated by a carry-free XOR operation of corresponding coefficients. Finite field squaring can be achieved by shifting each bit $a_i$ to $a_{2i}$ and filling the gaps with zeros. Similar to finite field multiplication, the result is a binary polynomial of degree $2m - 2$, which has to be reduced modulo an irreducible, sparse polynomial of degree $m$. However, the finite field multiplication is equivalent to the product of the corresponding polynomials, which is, compared to addition and squaring, the most computational intensive operation.

### 2.4 Karatsuba Multiplication Method

In order to reduce the complexity of polynomial multiplication, the method of Karatsuba and Ofman (1963) is applied. Whereas “classically” the coefficients of the product $(a_1 x + a_0)(b_1 x + b_0) = a_1 b_1 x^2 + (a_1 b_0 + a_0 b_1) x + a_0 b_0$ from the four input coefficients $a_1, a_0, b_1, b_0$ are computed with 4 multiplications and 1 addition, the Karatsuba formula uses only 3 multiplications and 4 additions in binary fields:

$$a_1 b_1 x^2 + ((a_1 + a_0)(b_1 + b_0) + a_1 b_1 + a_0 b_0) x + a_0 b_0. \quad (3)$$

By applying the Karatsuba method to larger polynomials the costs of extra additions vanish compared to those of the
saved multiplications and an asymptotical cost of $O(m^{1.59})$ compared to the classical cost of $O(m^2)$ is achieved (Hankerson et al., 2004).

3 Evaluation Platform

In Niemann et al. (2007) we presented the development of a scalable and hierarchical multiprocessor system-on-chip (MPSoC) architecture. This system architecture is used here as an evaluation platform for the integration of hardware accelerators.

3.1 N-Core Processor Element

The core processing element is our 32-bit RISC microprocessor named N-Core (Niemann et al., 2007). The N-Core comprises a common load-store architecture that is depicted in Fig. 2. The processor provides a three-stage pipeline, which performs instruction fetch, decode and execute. Two independent banks of sixteen 32-bit registers allow fast program context switching, e.g. for fast interrupt handling. Although the N-Core provides a 32-bit data bus, instructions have a fixed width of 16 bit, which delivers a high code density. Due to 11% free opcode space, instruction set extensions can be added to the microprocessor.

3.2 Hierarchical MPSoC Architecture

The processor core is extended with local data and instruction memory, a programmable interrupt controller (PIC) and a timer module to form a N-Core subsystem. The N-Core subsystem represents the lowest level of hierarchy within the MPSoC system. At the next higher level, a parametrizable amount of N-Core subsystems are connected via an on-chip Wishbone bus. Together with a shared memory this multiprocessor arrangement forms a cluster. At cluster level the processor elements can send messages directly to each other via the Wishbone bus as well as exchange data via the common shared memory. In this way, applications can be parallelized and processed cooperatively by the N-Core subsystems. At the top level of hierarchy, several clusters are connected through switch boxes over the network-on-chip (NoC). The NoC communication structure is described in Puttmann et al. (2007) and features packet-switched wormhole routing with up to 42 GBit/s data throughput.

3.3 Coupling of Hardware Accelerators

Depending on the requirements of the application scenario, hardware accelerators can be coupled at different levels of hierarchy, resulting in several resource utilization variants. As depicted in the top right cluster of Fig. 3, hardware accelerators in terms of instruction set extensions can be added to the N-Core subsystem. This integration means a very close coupling to the processor with little hardware overhead. In the bottom right cluster of Fig. 3, the accelerator is connected to the local on-chip bus of the cluster. In this way, each processor of the corresponding cluster can access the hardware accelerator. Moreover, the direct coupling to a switch box (see bottom left cluster in Fig. 3) results in high data throughput due to the close connection to the network-on-chip. Here, every processor of the whole system can access the hardware accelerator. In order to easily integrate the same hardware unit at different levels, we developed wrapper modules that automatically provide an interface for the desired coupling (Niemann et al., 2007).

3.4 Rapid Prototyping Environment

Depending on the software program under test, the simulation of a complex multiprocessor system-on-chip can take very long. Our approach to speed up the system verification is based on fast hardware emulation instead of comparable slow software simulation. For this purpose, we have developed an FPGA-based rapid prototyping environment called RAPTOR2000 (Kalte et al., 2002). As depicted in Fig. 4, the prototyping system consists of the RAPTOR2000
motherboard, which can be equipped with up to six application specific daughterboard modules. Based on FPGA daughterboard modules, RAPTOR2000 is able to emulate circuits with a complexity of more than 200 million transistor gates. The host computer can communicate via a PCI bus interface with the RAPTOR2000 board and each attached daughterboard, respectively. Additionally, we have developed daughterboard modules that provide various communication standards. For example, an ethernet daughterboard can be used to stimulate the design under test with real world network traffic.

The implementation result of the MPSoC core components are shown in Table 1. We mapped the system to a 65 nm technology for ASIC fabrication as well as to a Xilinx XC2V8000-4 FPGA for rapid prototyping. The ASIC implementation is based on a low power (regular threshold voltage) standard cell library under typical operating conditions. The N-Core subsystem runs at a frequency of 400 MHz, which is also the operating frequency of a cluster. However, the network-on-chip as well as the switch box achieves a maximum clock frequency of 718 MHz. Each XC2V8000-4 FPGA can host one cluster including 4 N-Core subsystems and a switch box, which runs at 12.5 MHz. The system can be easily scaled by using more than one FPGA daughterboard (Niemann et al., 2007).

Table 1. Synthesis results for a 65 nm standard cell technology and a Xilinx Virtex-II FPGA implementation, respectively.

<table>
<thead>
<tr>
<th></th>
<th>ASIC</th>
<th></th>
<th>FPGA</th>
<th></th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>area [mm²]</td>
<td>power [mW]</td>
<td>utilization</td>
<td>slices</td>
<td>RAM16</td>
</tr>
<tr>
<td>N-Core processor</td>
<td>0.078</td>
<td>17.20</td>
<td>3206</td>
<td>0</td>
<td></td>
</tr>
<tr>
<td>N-Core subsystem¹</td>
<td>0.613</td>
<td>45.16</td>
<td>3662</td>
<td>16</td>
<td></td>
</tr>
<tr>
<td>Cluster¹</td>
<td>3.443</td>
<td>357.14</td>
<td>15362</td>
<td>80</td>
<td></td>
</tr>
<tr>
<td>Switch box</td>
<td>0.449</td>
<td>315.12</td>
<td>14133</td>
<td>0</td>
<td></td>
</tr>
</tbody>
</table>

¹N-Core processor, 32 KB local memory, interrupt controller, timer module
²4 N-Core subsystems, 32 KB shared memory, on-chip wishbone bus

4 Hardware Accelerators

In this section, various hardware accelerators for elliptic curve cryptography are presented. As explained in Sect. 2, we concentrate on the scalar multiplication in binary fields. Throughout the rest of this paper, we refer to the binary field $\mathbb{F}_{2^{233}}$, which is one of the recommended extension fields by the National Institute of Standards and Technology (2000). The hierarchy level for integration into the evaluation platform is chosen in respect to the application scenario. Furthermore, a metric for analyzing the resource efficiency is proposed and exemplarily applied to select the best hardware accelerator for a given application scenario.

4.1 High Performance Scenario

High performance hardware accelerators are required for systems such as internet servers, which have to handle many secure data transactions at one time, e.g. for online-banking applications. Fast computation and high data throughput are more important in this application scenario than power consumption and costs in terms of chip area.

We have developed a hardware accelerator for this application scenario, whose architecture is shown in Fig. 5. The hardware accelerator provides a modular structure comprising arithmetic units for finite field multiplication, squaring and addition (cf. Fig. 1). Addition as well as squaring is performed in one clock cycle, whereas multiplication...
Table 2. Resource utilization for 65 nm standard cell technology at 200 MHz clock frequency and typical operating conditions.

<table>
<thead>
<tr>
<th></th>
<th>chip area</th>
<th>power consumption</th>
<th>execution time</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>absolute</td>
<td>relative [μm²]</td>
<td>absolute [mW]</td>
</tr>
<tr>
<td>N-Core</td>
<td>57190</td>
<td>0.00</td>
<td>9.23</td>
</tr>
<tr>
<td>N-Core (ISE1)</td>
<td>57519</td>
<td>0.58</td>
<td>9.49</td>
</tr>
<tr>
<td>N-Core (ISE2)</td>
<td>59290</td>
<td>3.67</td>
<td>7.35</td>
</tr>
<tr>
<td>N-Core (ISE3)</td>
<td>64734</td>
<td>13.19</td>
<td>12.00</td>
</tr>
</tbody>
</table>

The proposed hardware accelerator is coupled to a switch box port at the highest hierarchy level of the evaluation platform (cf. Fig. 3) for several reasons. At this level, the highest data throughput is achieved due to the close coupling to the network-on-chip. Furthermore, the hardware accelerator can operate autonomously without the need for an attached microprocessor.

Again, the hardware accelerator was synthesized using a 65 nm standard cell technology with typical operating conditions. A total chip area of 0.279 mm² is required to support the binary field \( \mathbb{F}_{2^{233}} \). The hardware accelerator achieves a clock frequency of 625 MHz, i.e. the complete scalar multiplication is calculated in 7.2 \( \mu \)s and consumes 72.8 mW power. Respectively, 15365 slices are needed on a Xilinx XC2V8000-4 FPGA, which runs with 50 MHz clock frequency, resulting in 90 \( \mu \)s calculation time.

4.2 Low Power Scenario

In contrast to the high performance scenario, we now consider low power devices like smartcards. These are commonly used in mobile devices with limited energy resources and restricted chip area. Instead of high performance, the motivation for hardware accelerators here is to save energy with little increase of chip area. In order to reach this aim, we analyzed several types of instruction set extensions (ISE). Regarding the evaluation platform, instruction set extensions are directly implemented to the N-Core processor and hence coupled at the lowest hierarchy level. For a smartcard scenario, the evaluation platform is scaled down to a minimum of only one single N-Core comprising instruction set extensions.

Fig. 6. Resource efficiency of different types of instruction set extensions.

In Puttmann et al. (2008), we present a two-stage framework for automatic instruction set extension. As a result, we implemented three different instruction set extensions. The first type of ISE combines already existing instructions, which are frequently used, to new super instructions. The analysis of the scalar multiplication showed that the instruction set of the N-Core processor can benefit from combinations of shift and xor. Therefore, we added three super instructions to the N-Core, namely LSR1xor, LSL1xor and LSRIandadd. This modification is in the following referred to as ISE1. Whereas ISE1 only combines existing instructions to new super instructions, the second type of instruction set extension (referred to as ISE2) introduces a new instruction, called MULGF2. This instruction multiplies two 32-bit binary field polynomials by using existing functions of the arithmetic logical unit (ALU). Multiplication with ISE2 is realized bit by bit utilizing the existing shift unit and xor function of the ALU. The third type of instruction set extension (ISE3) also supports this MULGF2 instruction, but a dedicated hardware unit for binary field multiplication is implemented instead of using existing ALU functions.

Table 2 shows the absolute resource utilization as well as the relative changes compared to an original N-Core processor. The synthesis results are based on high threshold voltage standard cells, since we are considering a low power scenario. Therefore, the clock frequency of the N-Core is reduced to 200 MHz and only a chip area of 0.057 mm² is required. The execution time in Table 2 refers again to a scalar multiplication in \( \mathbb{F}_{2^{233}} \).

4.3 Resource Efficiency

In order to select the best hardware accelerator for a given application scenario, a metric for resource efficiency is introduced in this section. The resource efficiency of the three variants of instruction set extensions is exemplarily analyzed. Therefore, we define resource efficiency (RE) as

\[
RE = T^α \times E^β \times A^γ
\]

with execution time \( T \), energy consumption \( E \) and chip area \( A \). Each resource component can be weighted by an
exponent \((\alpha, \beta, \gamma)\) to characterize the focus of the considered application scenario.

Figure 6 shows the resource efficiency of the three ISE variants (cf. Table 2), which are normalized to the resource efficiency of the original N-Core processor. We characterized three resource weightings, namely normal, power and speed. The exponents \(\alpha, \beta\) and \(\gamma\) are all negative, so that a better utilization of any resource results in a better resource efficiency. The solid bars depict the resource efficiency with each component equally weighted, i.e. chip area, energy consumption and execution time are of the same importance. However, for the smartcard application scenario, we focus on low power implementations with little hardware overhead. Therefore, the checkered bars depict the resource efficiency, where energy consumption \((\beta = -3)\) is more important than chip area \((\gamma = -2)\), which in turn is more important than execution time \((\alpha = -1)\). Therefore, ISE2 would be the best suited implementation for this application scenario, since it achieves the highest resource efficiency with emphasis on power. In contrast, the striped bars show the resource efficiency when focusing on speed. Consequently, the execution time \((\alpha = -3)\) is here more important than the energy consumption \((\beta = -2)\), which again is more important than the chip area \((\gamma = -1)\). In this case, ISE3 represents the best suited hardware accelerator, because it achieves the highest resource efficiency with respect to execution speed.

5 Conclusions

In this paper we have presented various hardware accelerators for cryptography based on elliptic curves. The proposed scalable multiprocessor system-on-chip evaluation platform allows an easy integration of hardware accelerators at different levels of hierarchy. In order to speed up the verification of novel hardware accelerators, the evaluation system can be emulated by using our FPGA-based rapid prototyping environment RAPTOR2000. A high performance hardware accelerator was developed, which calculates a scalar multiplication in \(\mathbb{F}_{2^{253}}\) in \(7.2\ \mu s\). Moreover, different types of instruction set extensions were introduced that provide energy savings up to 63%. Finally, a metric for analyzing the resource efficiency was defined, which helps to select the best suitable hardware accelerator for a given application scenario.

Acknowledgements. The research described in this paper was funded in part by the Federal Ministry of Education and Research (Bundesministerium für Bildung und Forschung – BMBF), registered there under grant number 01AK06SD (NGN-PlaNetS), and by the German Research Foundation (Deutsche Forschungsgemeinschaft – DFG) under project RU 477/8.

References